




Control Bit Pattern (DC Gain = 1 for all modes)

Bit0/Bit1 = 1/1 - No Whitening Filters Engaged (Default State)
 Bit0/Bit1 = 0/1 - 8 Hz Zero, 80 Hz Pole Inline (First Stage Whitening)
 Bit0/Bit1 = 1/0 - 30 Hz Zero, 300 Hz Pole Inline (Second Stage Whitening)
 Bit0/Bit1 = 0/0 - Both Stages of Whitening Inline

Quiescent Current Draw
 +15V - 0.09 amps
 -15V - 0.07 amps

Positive supply current could increase by 200mA during high photocurrent operation




Revision History:

Revision A - Initial Release
 Revision B - Fixed error on T0-3 package regulators
 Revision B1 - Added description of bit patterns for filter control
 Added DC current requirements


Last Edited: 11 October 2007

Title ELIGO OMC DCPD Whitening Board		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology		LIGO	
Size: B	DCC Number: D070281	Revision: B1	Engineer: R. Abbott, C. Osthelder	Date: 1/17/2008	Time: 12:00:46 PM
File: C:\Rich's Files\Mycadfiles\ISC\DC_readout\dcpd_white\revB_dcpdwhite\DCPD_white\DCPD_white_top.SchDoc					Sheet 0 of 0



Last Edited: 11 October 2007

Title		* * *		LIGO	
ELIGO OMC DCPD Whitening Board		Size: B	DCC Number: D070281	Revision: B1	Engineer: C. Osthelder, R. Abbott
File: C:\Rich's Files\Mycadfiles\ISC\DC_readout\dcpd_white\revB_dcpdwhite\DCPD_white\DCPD_white.SchDoc		Date: 1/17/2008	Time: 12:00:46 PM		Sheet * of *



Last Edited: 11 October 2007

Title		* * *		LIGO	
ELIGO OMC DCPD Whitening Board		Size: B	DCC Number: D070281	Revision: B1	Engineer: C. Osthelder, R. Abbott
File: C:\Rich's Files\MyCADfiles\ISC\DC_readout\dcpd_white\revB_dcpdwhite\DCPD_white\DCPD_white.SchDoc		Date: 1/17/2008	Time: 12:00:46 PM		Sheet * of *

ELIGO OMC DCPD Whitening Board

LIGO-D070281 Rev. B

