customize
Design Rule Verification Report
Date
:
4/21/2007
Time
:
4:46:18 PM
Elapsed Time
:
00:00:00
Filename
:
C:\User\Daniel\Protel\Converter\PowerChassis\PowerChassisFrontPanelSelect\ChassisFrontPanelSelect.PcbDoc
Summary
Warnings
Count
Total
0
Rule Violations
Count
Clearance Constraint (Gap=11mil) (All),(All)
0
Width Constraint (Min=12mil) (Max=15mil) (Preferred=15mil) (All)
0
Hole Size Constraint (Min=1mil) (Max=150mil) (All)
0
Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
0
Broken-Net Constraint ( (All) )
0
Short-Circuit Constraint (Allowed=No) (All),(All)
0
Total
0