



*LIGO Laboratory / LIGO Scientific Collaboration*

LIGO-T010118-01-C

*LIGO*

11/16/01

---

**RF Photodiode Functional Test**

---

Todd Etzel

Distribution of this document:  
LIGO Science Collaboration

This is an internal working note  
of the LIGO Project.

**California Institute of Technology**  
**LIGO Project – MS 18-34**  
**1200 E. California Blvd.**  
**Pasadena, CA 91125**  
Phone (626) 395-2129  
Fax (626) 304-9834  
E-mail: [info@ligo.caltech.edu](mailto:info@ligo.caltech.edu)

**Massachusetts Institute of Technology**  
**LIGO Project – NW17-161**  
**175 Albany St**  
**Cambridge, MA 02139**  
Phone (617) 253-4824  
Fax (617) 253-7014  
E-mail: [info@ligo.mit.edu](mailto:info@ligo.mit.edu)

**LIGO Hanford Observatory**  
**P.O. Box 1970**  
**Mail Stop S9-02**  
**Richland WA 99352**  
Phone 509-372-8106  
Fax 509-372-8137

**LIGO Livingston Observatory**  
**P.O. Box 940**  
**Livingston, LA 70754**  
Phone 225-686-3100  
Fax 225-686-7189

<http://www.ligo.caltech.edu/>

# 1 FUNCTIONAL TEST OF THE RF PHOTODIODE ASSEMBLY

Last updated 11/16/01

Serial Number: \_\_\_\_\_

Date tested: \_\_\_\_\_

Tested by: \_\_\_\_\_

Operational frequency: \_\_\_\_\_

This procedure is written for function testing of the RFPD Part number D980454 Rev B. Steps 1 and 2 can be done prior to assembling the circuit board in the box.

## 1. SUPPLYING POWER TO THE ASSEMBLY

Power is supplied to the unit via the 15 pin D-sub connector J5, or to the 14 pin IDC connector on the board as follows:

+15V J4 pin 1, or J5 pin 1

-15V J4 pin 3, or J5 pin 2


GND Any even numbered pin on J4, or J5 pin 9

Typical power supply currents are 175 mA on the +15 volt supply, and 43 mA on the -15 volt supply.

Power supply currents: +15 V line \_\_\_\_\_


-15 V line \_\_\_\_\_

The connectors on the assembly are:



## 2. INITIAL CHECK AND CIRCUIT TUNING

This portion of the functional test can be done on the board prior to installation into the box. A network analyzer is used to check the performance of the tuned circuits. The signal from the network analyzer is injected into the TEST IN jack, and then observed at the RF OUT jack. The response should resemble:



A resonance should be present at the operating frequency of the diode ( $1\omega$ ), and a notch should be present at twice the operating frequency ( $2\omega$ ). The second peak is not required, and is a secondary characteristic of the circuit.

Another way to inject the signal is to use the output of the network analyzer to modulate a laser, which is directed on to the photodiode. The output is still taken from the RF OUT jack. This method has the advantage of avoiding RF coupling directly from the input to the output, which can distort the data. I found this method particularly useful for the 33.289 MHz units.

### TUNING THE CIRCUIT

To tune the circuit, first adjust C34 to place the notch at the desired  $2\omega$  frequency. Then adjust L5 to place the resonance peak at the desired  $1\omega$  frequency.

Level of the  $1\omega$  peak (dB) \_\_\_\_\_

Level of the  $2\omega$  notch (dB) \_\_\_\_\_

### 3. DC OFFSET AND RESPONSE

Monitor the dc voltage at the DC OUT jack or J4 pin 9, or J5 pin 5, with no laser light applied to the photodiode. This is the dc offset voltage, and it should be 0 vdc.

Shine a laser on the photodiode (a laser pointer is sufficient). A dc voltage should be present at the output.

Voltage level with no laser light applied: \_\_\_\_\_

Voltage level with laser light applied: \_\_\_\_\_

### 4. TEMPERATURE SENSOR

Check the temperature by measuring the voltage at J4 pin 7, or J5 pin 4. The temperature indication is scaled to 10 mV / °C. At normal room ambient conditions, the voltage should be about 250 mV, which corresponds to 25 °C.

Voltage: \_\_\_\_\_

### 5. BIAS ENABLE / BIAS STATUS BIT

- a. Use network analyzer to monitor the photodiode response, as described in the tuning section.
- b. Monitor the STATUS/OTEMP OUT bit at J4 pin 13, or J5 pin 7.
- c. Monitor the photodiode bias voltage on U4 pin 6, if possible.
- d. Tie the ENABLE IN pin (J4 pin 11, or J5 pin 6) to ground.
- e. Observe that the photodiode bias voltage is removed. This is done by either observing that the bias voltage on U4 pin 6 goes from approximately 7 volts to less than 0.5 volts, or by observing that the response on the network analyzer goes to zero.

Voltage prior to tying ENABLE IN to ground: \_\_\_\_\_

Voltage after tying ENABLE IN to ground: \_\_\_\_\_

Analyzer response goes to zero (check): \_\_\_\_\_

f. Observe that the STATUS/OTEMP OUT bit goes from 5V to close to 0V.

Voltage prior to tying ENABLE IN to ground: \_\_\_\_\_

Voltage after tying ENABLE IN to ground: \_\_\_\_\_