



LIGO Laboratory / LIGO Scientific Collaboration

Document Type

LIGO-T020097-00-D-

7/21/02

High Bandwidth FSS Card

Mike Zucker, Jamie Rollins and David Ottaway

Distribution of this document:
LIGO Science Collaboration

This is an internal working note
of the LIGO Project.

California Institute of Technology
LIGO Project – MS 18-34
1200 E. California Blvd.
Pasadena, CA 91125
Phone (626) 395-2129
Fax (626) 304-9834
E-mail: info@ligo.caltech.edu

Massachusetts Institute of Technology
LIGO Project – NW17-161
175 Albany St
Cambridge, MA 02139
Phone (617) 253-4824
Fax (617) 253-7014
E-mail: info@ligo.mit.edu

LIGO Hanford Observatory
P.O. Box 1970
Mail Stop S9-02
Richland WA 99352
Phone 509-372-8106
Fax 509-372-8137

LIGO Livingston Observatory
P.O. Box 940
Livingston, LA 70754
Phone 225-686-3100
Fax 225-686-7189

<http://www.ligo.caltech.edu/>

1 Design Consideration

The aim of the design was to increase the bandwidth of the Frequency Stabilization Servo (FSS) to at least 1 MHz. The design employs an electronic “bypass” topology¹ pioneered by J. L. Hall and others in the early 1980’s. This technique, originally invented to deal with bubbles in dye laser media, routes the high frequency signals around the high voltage, bandwidth limited components required to compensate large audio-frequency wavelength excursions. The design works because the efficacy of the phase correcting Pockels cell increases with frequency, while RMS frequency errors of the laser decrease with frequency above a few tens of kHz. High voltage corrections are thus only required at intermediate frequencies (~10 kHz). Despite the fact that the bandwidth-determining high frequency part of the servo does not require high voltage, careful regard needs to be paid to the slew rate, as excessive noise at higher frequencies can saturate the amplifiers around 200 kHz.

For the present tests a design was built around an existing FSS card based on another architecture, so some compromises were endured to make best use of parts and traces that already existed. A board designed and built from scratch on these principles will likely perform (and definitely look) better.

2 Schematics

The FSS has four main paths described in the following table:

Path Name	Freq. Range	Actuator	Frequency Response
Slow Path	< 1 Hz	NPRO Crystal Temp	
Fast Path	DC-40 kHz	NPRO PZT	Flat
High Voltage PC Path	40 kHz-330 kHz	Phase correcting PC	Phase
High Frequency PC Path	>330 kHz	Phase correcting PC	Phase

Hand drawn schematics are shown as Figure 2-1, 2-2 and 2-3

3 Performance

The performance of the card is illustrated in Figure 3-1. Figure 3-1 shows the transfer function from the PC/fast path electronic split to the PC voltage output. This plot shows the smooth cross over between the High Voltage PC Path and the High Frequency PC path at 330 kHz. It also shows that the unwanted phase lag at 1 MHz is only 8 degrees. With this stage and the Savage/Swinberg idea of mounting the FSS card next to the laser on the PSL table a FSS bandwidth in excess of 3 MHz should be achievable.

¹ J. L. Hall and T. W. Hansch, *Opt. Lett.* **9** (11), p. 502 (1984); R.W.P. Drever, J.L. Hall, F.V. Kowalski, J. Hough, G.M. Ford, A.J. Munley, and H. Ward, *Appl. Phys. B* **31**, p. 97 (1983); G.A. Kerr, N.A. Robertson, J. Hough and C.N. Man, *Appl. Phys. B* **37**, p. 11 (1985); M. Zucker, Ph.D. dissertation, California Institute of Technology, p. 80 (1988).

Figure 3-2 show the full electronic transfer function, from Test In 1 to the voltage on the pockel cell. The additional 27 degrees of phase lag was trace to an AD 747 Op Amp in the common path (Op Amp U1), this was almost completely fixed when this Op Amp was exchanged for an AD847. The slew rate of OP Amp U11 needs to be reasonably high to prevent saturation from excessive frequency noise around 200 kHz

The open loop transfer function from this board is shown as Figure 3-3. There is an uncompensated pole from the RFPD in this circuit. This accounts for at least 50 degrees of phase loss at 1 MHz . A phase margin of at least 45 degrees can be obtained with a unity gain frequency of 900 kHz. At least another 10 degrees is lost due to optical and electrical propagation delays.




Figure 3-1 Transfer function from the PC Path split to the PC




Figure 3-2 Transfer function from Test 1 In to voltage on PC







Figure 3-3 FSS Open loop transfer function

Appendix 1 High Frequency Bypass Design

No. 5505
Engineer's Computation Pad





Appendix 2 Complete Schematic of Servo Card



3/11/02
 5/20/02: CS4 1000 pF → 100 pF
 5/22/02: CS4 100 pF → 220 pF

Log+ update



Fast Stage

last update:


3/11/02 5/20/02

TO Fast Mod



PC Stage

last update:
3/11/02



Phase loss @ 1MHz
 $\frac{3 \times 10^{-8}}{3 \times 10^{-6}} = 3 \times 10^{-2}$
 $\frac{10}{3.0 \times 10^8}$
 10^{-7}
 3×10^{-8} S