










Power Chassis Timing Interface



- H1 Additional part number
- H2 Additional part number
- H3 Additional part number
- H4 Additional part number
- H5 Additional part number
- H6 Additional part number
- H7 Additional part number
- H8 Additional part number
- H9 Additional part number
- H10 Additional part number
- H11 Additional part number
- H12 Additional part number
- H13 Additional part number
- H14 Additional part number
- H15 Additional part number
- H16 Additional part number
- H17 Additional part number
- H18 Additional part number
- H19 Additional part number
- H20 Additional part number


Project PCIe Timing Slave		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title Timing Interface			
Size: B-C-D	DCC D070071	Rev: D	
Date: 4/10/2020	Time: 12:32:01 PM	Sheet: 1 of 12	DrawnBy: M. Pirello
File: ChassisTimingInterface1.SchDoc			





VCO & Phase Detector



quiet noise for phase detector 10v agnd



Project PCIe Timing Slave		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title VCO & Phase Detector	DCC	Rev: D	
Size: B-C-D	D070071	Sheet: 2 of 12	DrawnBy: M. Pirello
Date: 4/10/2020	Time: 12:32:02 PM	File: ChassisTimingInterface2.SchDoc	




SFP



Project PCIe Timing Slave			LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title SFP				
Size: B-C-D	DCC: D070071	Rev: D		
Date: 4/10/2020	Time: 12:32:02 PM	Sheet: 3 of 12	DrawnBy: M. Pirello	
File: ChassisTimingInterface_SFP.SchDoc				






SFP



Project PCIe Timing Slave			LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title SFP				
Size: B-C-D	DCC: D070071	Rev: D		
Date: 4/10/2020	Time: 12:32:03 PM	Sheet: 3 of 12	DrawnBy: M. Pirello	
File: ChassisTimingInterface_SFP.SchDoc				









Project <i>PCIE Timing Slave</i>			<i>LIGO Laboratory</i> <i>California Institute of Technology</i> <i>Massachusetts Institute of Technology</i> <i>National Science Foundation</i>
Sheet Title <i>Power Supply</i>			
Size: B-C-D	DCC D070071	Rev: D	
Date: 4/10/2020	Time: 12:32:06 PM	Sheet: 5 of 12	
File: <i>ChassisTimingInterface4.SchDoc</i>			<i>DrawnBy: M. Pirello</i>







U1_B
Additional part number

1PPS TIMING


Project <i>PCIe Timing Slave</i>			<i>LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation</i>			
Sheet Title <i>1PPS Timing</i>						
Size: <i>B-C-D</i>	DCC	D070071	Rev: <i>D</i>			
Date: <i>4/10/2020</i>	Time: <i>12:32:10 PM</i>		Sheet: <i>9</i>	of <i>12</i>	DrawnBy: <i>M. Pirello</i>	
File: <i>ChassisTimingInterface7.SchDoc</i>						


CONTEC & TIMING



CONTEC TO DO LIST

Investigate timing voltage requirements and locations on the 40 pin header.
Apply new signals to the 40 pin header, and the UMCC connectors.

Project PCIe Timing Slave			LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title CONTEC & Timing				
Size: B-C-D	DCC	D070071		
Date: 4/10/2020	Time: 12:32:10 PM	Sheet: 10 of 12		
File: ChassisTimingInterface8.SchDoc			Drawn By: M. Pirello	



- Nominal values used, dimensions in mm
- The mounting holes and keep-out areas around them are only required when the I/O bracket is mounted on the card directly
- Component height rule and clearance rule derived from PCI_Express_CEM_r2.0.pdf, Page 84.
- Stackup is not specified in PCI_Express_CEM_r2.0.pdf, nor implemented in this template.

Project PCIe Timing Slave				<i>LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation</i>	
Sheet Title PCIe Interface					
Size: B-C-D	DCC	D070071	Rev: D	<i>DrawnBy: M. Pirello</i>	
Date: 4/10/2020	Time: 12:32:10 PM		Sheet: 11 of 12		
File: PCI Express 16765X11115_36PIN_Half length.schdoc					



