





Samtec Expansion Port



Project	PCIe Timing Slave	LIGO Laboratory
Sheet Title	Timing Interface	California Institute of Technology
Size	B-C-D	Massachusetts Institute of Technology
Date	5/20/2020	National Science Foundation
Time	1:46:46 PM	
File	ChassisTimingInterface1.SchDoc	












Phase Detector

quiet noise for phase detector 10v agnd

5V Reference




Vectron VCO



Project	PCIe Timing Slave	LIGO Laboratory
Sheet Title	VCO & Phase Detector	California Institute of Technology
Size	B-C-D	Massachusetts Institute of Technology
	DCC D070071	National Science Foundation
Date	5/20/2020	Time: 1:46:47 PM
File	ChassisTimingInterface2.SchDoc	Sheet: 2 of 12
		Rev: D
		DrawnBy: M. Pirello





SFP Port




Project PCIe Timing Slave		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title SFP			
Size: B-C-D	DCC: D070071		
Date: 5/20/2020	Time: 1:46:47 PM	Sheet: 3 of 12	DrawnBy: M. Pirello
File: ChassisTimingInterface_SFP.SchDoc			


SFP Port



Project PCIe Timing Slave		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation		
Sheet Title SFP				
Size: B-C-D	DCC: D070071			Rev: D
Date: 5/20/2020	Time: 1:46:47 PM			Sheet: 3 of 12
File: ChassisTimingInterface_SFP.SchDoc				






- TDI
- TDO
- TCK
- TMS
- CCLK
- M0
- M1
- M2
- DONE
- PROG_B
- CCLK
- CFGBVS
- VP
- VN
- VREFP
- VREFN
- DXP
- DXN













Need SPI Here

JTAG and SPI Flash



JTAG USB Here




Project	PCIe Timing Slave	LIGO Laboratory
Sheet Title	JTAG & SPI Flash	California Institute of Technology
Size	B-C-D	DCC D070071
Date	5/20/2020	Time: 1:46:48 PM
File	ChassisTimingInterface3.SchDoc	Sheet: 4 of 12
	Rev: D	Drawn By: M. Pirello





Switched FPGA Power





Voltage Legend
 VCC = 3.3V (digital voltage)
 VDD = 2.5V (digital voltage)
 VCCINT = 0.95V (fpga internal)
 VCCAUX = 1.8V (fpga internal)
 VCCADC = 1.8V (ADC ref voltage)
 AVCC1V8

For -3, -2, -1LE, -1, -1Q, -1M devices
 VCCINT = 1.0V
 VCCUAX = 1.80V
 VCCBRAM = 1.0V
 VCCO = 1.14V - 3.465V (3.3V)
 VIN = -0.2V - 3.465V
 VCCBAT = 1.0V - 1.89V
 VCCADC = 1.8V
 VREFP = 1.25V
 VREFN = 0V
 VMGTAVCC = 1.0V
 VMGTAVTT = 1.2V

LVDS DC Specification
 VCCO = 2.5
 VOH = 1.675V
 VOL = 0.7V

Evaluating These




VCC Bridge

VDD Bridge




PCIe Power




Project PCIe Timing Slave		LIGO Laboratory	
Sheet Title Power Supply		California Institute of Technology	
Size: B-C-D	DCC: D070071	Rev: D	Massachusetts Institute of Technology
Date: 5/20/2020	Time: 1:46:48 PM	Sheet: 5 of 12	National Science Foundation
File: ChassisTimingInterface4-SchDoc	DrawnBy: M. Pirello		




FPGA Decoupling Caps







U1_B
Additional part number






DUOTONE


Duotone Connector



Project	PCIe Timing Slave			
Sheet Title	Duotone			
Size	B-C-D	DCC D070071		Rev: D
Date	5/20/2020	Time: 1:46:53 PM		Sheet: 8 of 12
File:	ChassisTimingInterface6.SchDoc		DrawnBy: M. Pirello	






Timing Connectors




Project PCIe Timing Slave		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title IPPS Timing			
Size: B-C-D	DCC: D070071	Rev: D	
Date: 5/20/2020	Time: 1:46:53 PM	Sheet: 9 of 12	DrawnBy: M. Pirello
File: ChassisTimingInterface7.SchDoc			



CONTEC & TIMING






Project PCIe Timing Slave		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title CONTEC & Timing		LIGO	
Size: B-C-D	DCC: D070071	Rev: D	
Date: 5/20/2020	Time: 1:46:54 PM	Sheet: 10 of 12	DrawnBy: M. Pirello
File: ChassisTimingInterface8.SchDoc			



- Nominal values used, dimensions in mm
 - The mounting holes and keep-out areas around them are only required when the I/O bracket is mounted on the card directly
 - Component height rule and clearance rule derived from PCI_Express_CEM_r2.0.pdf, Page 84.
 - Stackup is not specified in PCI_Express_CEM_r2.0.pdf, nor implemented in this template.

Project PCIe Timing Slave		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title PCIe Interface			
Size: B-C-D	DCC D070071	Rev: D	
Date: 5/20/2020	Time: 1:46:54 PM	Sheet: 11 of 12	DrawnBy: <i>M. Pirello</i>
File: PCIExpress_16765X11115_36PIN_Half length.schdoc			





Title *			*
Size: A4	Number:*	Revision:*	*
Date: 5/20/2020	Time: 1:46:54 PM	Sheet* of *	*
File: C:\Users\marc.pirello\Altium\Solutions\ISC - PCIe Duotone\PCIe_ChassisTimingInterface\Managed\Sheets\02F33160-28			*

