






# Samtec Expansion Port

# Duotone & Binary IO

# Rear DB25




Project	PCIe Timing Interface		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation
Sheet Title	Timing Interface		
Size:	B-C-D	DCC D2000329	Rev: 1
Date:	3/7/2023	Time: 2:13:16 PM	Sheet: 1 of 12
File:	ChassisTimingInterface1.SchDoc		DrawnBy: M. Pirello







### Phase Detector




### 5V Reference



### Vectron VCO




### Analog Power 10V



Project <b>PCIe Timing Interface</b>		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title <b>VCO &amp; Phase Detector</b>		LIGO	
Size: B-C-D	DCC D2000329	Rev: 1	
Date: 3/7/2023	Time: 2:13:18 PM	Sheet: 2 of 12	DrawnBy: M. Pirello
File: ChassisTimingInterface2.SchDoc			



# JTAG and SPI Flash




Project <b>PCIe Timing Interface</b>		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title <b>JTAG &amp; SPI Flash</b>			
Size: B-C-D	DCC D2000329	Rev: 1	
Date: 3/7/2023	Time: 2:13:19 PM	Sheet: 3 of 12	DrawnBy: M. Pirello
File: ChassisTimingInterface3.SchDoc			








# Switched FPGA Power



600kHz fsw?  
 RT Sync Calculation (R80)  
 FB1 - 2.5V 21.5k, 10.2k, 2.2uH  
 FB2 - 1.0V 10k, 40k, 3.3uH  
 FB3 - 1.8V 12.7k, 10.2k, 4.7uH (6.8uH)?  
 FB4 - 3.3V 31.6k, 10.2k, 2.2uH (10uH)?  
 FB5 - 1.8V 5k, 1.91k


PWRINT	R68	0	R76	NL
PWRSDA	R85	0	R79	NL
PWRSCL	R91	0	R86	NL
VCC2V5	R67	2.0k		
VCC2V5	R88	2.0k		
VCC2V5	R122	2.0k		



Legend  
 VCC = 3.3V (digital voltage)  
 VDD = 2.5V (digital voltage)  
 VCCINT = 0.95V (fpga internal)  
 VCCAUX = 1.8V (fpga internal)  
 VCCADC = 1.8V (ADC ref voltage)  
 AVCC1V8

Project	PCIe Timing Interface	LIGO Laboratory					
Sheet Title	Power Supply	California Institute of Technology					
Size	B-C-D	Massachusetts Institute of Technology					
DCC	D2000329	National Science Foundation					
Date	3/7/2023	Time	2:13:22 PM	Sheet	4 of 12	Drawn By	M. Pirello
File	ChassisTimingInterface4-SchDoc						






### FPGA Decoupling Caps

Artix 7 Voltage Specs  
 For -3, -2, -1LE, -1, -1Q, -1M devices  
 VCCINT = 1.0V  
 VCCUAX = 1.80V  
 VCCBRAM = 1.0V  
 VCC0 = 1.14V - 3.465V (3.3V)  
 VIN = -0.2V - 3.465V  
 VCCBAT = 1.0V - 1.89V  
 VCCADC = 1.8V  
 VREFP = 1.25V  
 VREFN = 0V  
 VMGTAVCC = 1.0V  
 VMGTAVTT = 1.2V

LVDS DC Specification  
 VCC0 = 2.5  
 VOH = 1.675V  
 VOL = 0.7V













# SFP Port









J1B  
SFP Cage  
U77-A1118-200TCT-ND



Project <b>PCIe Timing Interface</b>		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title <b>SFP</b>			
Size: B-C-D	DCC: D2000329	Rev: 1	
Date: 3/7/2023	Time: 2:13:32 PM	Sheet: 9 of 12	DrawnBy: M. Pirello
File: ChassisTimingInterface_SFPSchDoc			








Fix C150 - it is wrong in descriptoin so it fails in BOM manager. Reduce to 100pF 0201. Remove C23 entirely.


Replace Flipflops and Inverters with TSSOP versions. Replace U47 with the 5V version, description is wrong.

- SENSE
- SENS\_33\_P → SENS\_33\_P
- SENS\_33\_N → SENS\_33\_N
- SENS\_25\_P → SENS\_25\_P
- SENS\_25\_N → SENS\_25\_N
- SENS\_18\_P → SENS\_18\_P
- SENS\_18\_N → SENS\_18\_N
- SENS\_10\_P → SENS\_10\_P
- SENS\_10\_N → SENS\_10\_N
- SENS\_120x\_P → SENS\_120x\_P
- SENS\_120x\_N → SENS\_120x\_N
- SENS\_120b\_P → SENS\_120b\_P
- SENS\_120b\_N → SENS\_120b\_N

SENSE






Project <b>PCIe Timing Interface</b>		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation		
Sheet Title <b>XADC</b>				
Size: B-C-D	DCC: D2000329			Rev: 1
Date: 3/7/2023	Time: 2:13:33 PM			Sheet: 10 of 12
File: ChassisTimingInterface_XADC.SchDoc		DrawnBy: M. Pirello		



- Nominal values used, dimensions in mm
- The mounting holes and keep-out areas around them are only required when the I/O bracket is mounted on the card directly
- Component height rule and clearance rule derived from PCI\_Express\_CEM\_r2.0.pdf, Page 84.
- Stackup is not specified in PCI\_Express\_CEM\_r2.0.pdf, nor implemented in this template.


Project <b>PCIe Timing Interface</b>		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation		
Sheet Title <b>PCIe Interface</b>				
Size: B-C-D	DCC: D2000329			Rev: 1
Date: 3/7/2023	Time: 2:13:34 PM			Sheet: 11 of 12
File: ChassisTimingInterfacePCIE_HL.SchDoc				





Project <b>PCIe Timing Interface</b>		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology National Science Foundation	
Sheet Title <b>PCIe</b>	DCC D2000329	Rev: 1	
Date: 3/7/2023	Time: 2:13:34 PM	Sheet: 12 of 12	DrawnBy: M. Pirello
File: ChassisTimingInterfacePCIe.SchDoc			





Layer	Name	Material	Thickness	Constant
	Top Overlay			
	Top Solder	SM-001	1.00mil	4
	Top Surface Finish	PbSn	0.79mil	
1	Top Layer	CF-004	1.38mil	
	Dielectric 1	PP-006	3.00mil	3.87
	Dielectric 2	PP-006	3.00mil	3.87
2	Int1 (GND)	CF-004	0.69mil	
	Dielectric 3	Core-016	5.00mil	4.1
3	Int2 (Sign)	CF-004	0.69mil	
	Dielectric 4	PP-006	3.50mil	4.1
	Dielectric 5	PP-006	3.50mil	4.1
4	Int3 (Sign)	CF-004	0.69mil	
	Dielectric 6	Core-016	4.00mil	4.1
5	Int4 (PWR)	CF-004	0.69mil	
	Dielectric 7	PP-006	2.85mil	3.87
	Dielectric 8	PP-006	2.85mil	3.87
6	Int5 (GND)	CF-004	0.69mil	
	Dielectric 9	Core-016	4.00mil	4.1
7	Int6 (Sign)	CF-004	0.69mil	
	Dielectric 10	PP-006	3.50mil	4.1
	Dielectric 11	PP-006	3.50mil	4.1
8	Int7 (Sign)	CF-004	0.69mil	
	Dielectric 12	Core-016	5.00mil	4.1
9	Int8 (GND)	CF-004	0.69mil	
	Dielectric 13	PP-006	3.00mil	3.87
	Dielectric 14	PP-006	3.00mil	3.87
10	Bottom Layer	CF-004	1.38mil	
	Bottom Surface Finish	PbSn	0.79mil	
	Bottom Solder	SM-001	1.00mil	4
	Bottom Overlay			
Total board thickness:			61.54mil	