



LASER INTERFEROMETER GRAVITATIONAL WAVE OBSERVATORY

*LIGO Laboratory / LIGO Scientific Collaboration*

LIGO-T2000572-v1

*LIGO*

6/30/2021

---

## Test Procedure for PCIe Timing Interface

---

Marc Pirello, Daniel Sigg

Distribution of this document:  
LIGO Scientific Collaboration

This is an internal working note  
of the LIGO Laboratory.

**California Institute of Technology**  
**LIGO Project – MS 18-34**  
**1200 E. California Blvd.**  
**Pasadena, CA 91125**  
Phone (626) 395-2129  
Fax (626) 304-9834  
E-mail: [info@ligo.caltech.edu](mailto:info@ligo.caltech.edu)

**Massachusetts Institute of Technology**  
**LIGO Project – NW22-295**  
**185 Albany St**  
**Cambridge, MA 02139**  
Phone (617) 253-4824  
Fax (617) 253-7014  
E-mail: [info@ligo.mit.edu](mailto:info@ligo.mit.edu)

**LIGO Hanford Observatory**  
**P.O. Box 159**  
**Richland WA 99352**  
Phone 509-372-8106  
Fax 509-372-8137

**LIGO Livingston Observatory**  
**P.O. Box 940**  
**Livingston, LA 70754**  
Phone 225-686-3100  
Fax 225-686-7189

<http://www.ligo.caltech.edu/>

## 1 Introduction

The following Test Procedure describes the test of proper operation of the PCIe Timing Interface.

S/N \_\_\_\_\_

FPGA: XC7A \_\_\_\_\_ T - \_\_\_\_\_

Tester \_\_\_\_\_

Date \_\_\_\_\_

## 2 Test Equipment

- Voltmeter
- Oscilloscope
- RF frequency synthesizer
- Fiber from a Timing Master/Fanout,
- Windows PC with open motherboard with at least 1 PCIe slot free. Alternatively, use a PC with an PCIe extender like the Adnaco.
- Extra PC ATX power supply
- Adapter: Dual PSU power supply 24-pin adapter cable for ATX motherboard, and
- IDC-10 header test adapter, and
- D-Sub test adapters, see [D2100517](#).
- Test daughter board, [D080192](#).
- 2 test adapter board for backplane, [D2100184](#).
- Breakout Boards – DB37, DB25 if needed

## 3 Preparations

- PC needs to run Windows 10, 64-bit.
- Install Vivado 2020.1 or later.
- Download the FPGA test code, [E2100232](#), and the production FPGA code, [E2000337](#).
- Install the device driver for LIGO Timing.
- Install the LIGOTimingApp and LIGOTimingVerify programs.

## 4 Caution

**When connecting test adapters, backplanes and daughter cards, it is important that the correct FPGA program is loaded. Otherwise, it is possible to short two outputs together which can potentially damage the board.**

- Test adapters, [D2100517](#) and [D080192](#), require the FPGA timing test code, [E2100232](#), to be loaded.
- The backplane, [D20000297](#), daughter board, [D2000331](#), and the GPS expansion module, [D2000301](#), require the FPGA timing code, [E2000337](#).

## 5 Timing Interface Tests

*The PCIe Timing Interface is powered by either PCIe slot or External PCIe power. For this testing use the External PCIe power to measure current draw on the bench. Use grounding strap while testing. Properly ground board before applying any voltage.*

- 1) **Verify the proper current draw without FPGA program.** Using a bench DC supply apply +12 Volts to the PCI power connector. Measure the current draw of the board prior to flashing the FPGA.

+12 Volt current \_\_\_\_\_ 0.1 A Nom. (20mA)

- 2) **Check voltages on the following test points prior to flashing FPGA program. Come back after flashing the FPGA program and verify that the voltages did not change.**

TP30 (+12V) \_\_\_\_\_

TP40 (EXT12V) \_\_\_\_\_

TP32 (VDD 2.5V) \_\_\_\_\_

TP26 (VREG) \_\_\_\_\_

TP18 (VCC1V8) \_\_\_\_\_

TP17 (AVCC1V8) \_\_\_\_\_

TP21 (VCC) \_\_\_\_\_

TP34 (VCCINT1.0) \_\_\_\_\_

TP12 (P12V) \_\_\_\_\_

TP10 (N12V ) \_\_\_\_\_

TP1 (P5V) \_\_\_\_\_

TP3 (N5V) \_\_\_\_\_

TP4 (VREF2V5) \_\_\_\_\_

TP11 (BGND) \_\_\_\_\_

TP36 (A12V) \_\_\_\_\_

TP35 (AGND) \_\_\_\_\_

—

TP19 (P10V) \_\_\_\_\_

TP14 (AVCC) \_\_\_\_\_

TP15 (AVTT) \_\_\_\_\_

- 3) **Flash the FPGA with the test code.** Using an FPGA programmer, flash the test program, [E2100232](#), to the on-board SPI memory and press the program button (S2) on the back of the PCB behind the JTAG programming header. Ensure that the done light (DS1) is on when the process is complete. Return to step 2 and verify the voltages did not change, note any changes.
- 4) **Verify the synchronization frequencies.** Using a scope, check

TP20 (PSYNC) \_\_\_\_\_ Nominal: 524.288 kHz


TP10/R41 bracket side (INV SYNC) \_\_\_\_\_ Nominal: 32.768 kHz

- 5) **Verify the proper current draw with FPGA program.** Using a bench DC supply apply +12Volts to the PCIE power connector. Measure the current draw of the board prior to flashing the FPGA.

+12 Volt current \_\_\_\_\_ Nom:  $0.57 \pm 0.1A$


- 6) **Mount the test daughter board and D-Sub/IDC-10 test adapters, insert PCIe board into PC, and reboot.** Run the LIGO Timing Verify program

- 7) **Check PCIe functionality**




- 1: Device driver connected \_\_\_\_\_ Nominal: green
- 2: GPS Time display \_\_\_\_\_ Nominal: counting at 1 sec
- 3: LOS (Loss of signal) \_\_\_\_\_ Nominal: red without fiber
- 4: VCXO out-of-range \_\_\_\_\_ Nominal: red
- 5: Timing OK/Uplink UP \_\_\_\_\_ Nominal: green
- On board green LED \_\_\_\_\_ Nominal: off

**8) Timing fiber connection**



- 3: LOS (Loss of signal) \_\_\_\_\_ Nominal: green
- 5: Timing OK/Uplink UP \_\_\_\_\_ Nominal: green
- On board green LED \_\_\_\_\_ Nominal: on
- 2: GPS Time display \_\_\_\_\_ Nominal: large number
- 4: VCXO out-of-range \_\_\_\_\_ Nominal: green

### 9) Voltage and current readbacks



Supply 12V: \_\_\_\_\_ Nom: +12V Current (A) \_\_\_\_\_ Nom: ~0.58A

VCC 3.3V: \_\_\_\_\_ Nom: +3.3V Current (A) \_\_\_\_\_ Nom: ~0.65A

VDD 2.5V: \_\_\_\_\_ Nom: +2.5V Current (A) \_\_\_\_\_ Nom: ~0.34A

VCCAUX: \_\_\_\_\_ Nom: +1.8V Current (A) \_\_\_\_\_ Nom: ~0.30A

VCCINT: \_\_\_\_\_ Nom: +1.0V Current (A) \_\_\_\_\_ Nom: ~0.15A

AVTT: \_\_\_\_\_ Nom: +1.2V AVCC: \_\_\_\_\_ Nom: +1.0V

VADC: \_\_\_\_\_ Nom: +1.8V

VCCBRAM: \_\_\_\_\_ Nom: +1.0V VREG: \_\_\_\_\_ Nom: +5.1V

P10: \_\_\_\_\_ Nom: +10V N12: \_\_\_\_\_ Nom: -10V

P5: \_\_\_\_\_ Nom: +5V N5: \_\_\_\_\_ Nom: -5V

### 10) Check temperature and alarms

Temp: \_\_\_\_\_ Nom: 50°C to 80°C

Alarms Any: \_\_\_\_\_ Nom: varies >95°C: \_\_\_\_\_ Nom: green

>75°C: \_\_\_\_\_ Nom: varies VCCINT: \_\_\_\_\_ Nom: green

VCCAUX: \_\_\_\_\_ Nom: green XADC: \_\_\_\_\_ Nom: green

Supply: \_\_\_\_\_ Nom: green Giga TRX: \_\_\_\_\_ Nom: green

If the temperature reads below 75°C, all alarms must show green. If not, “Any” and “75” will show red.

### 11) Check DIP switches

Nominal switch position of the DIP switch of the board are up. Readback should show 0xFFFF. Now toggle on-off-on each switch in succession starting towards the front of the board (SW1). The readbacks should go from 0xFFFFE, 0xFFFFD, 0xFFFFB, 0xFFFF7, 0xFFFEF, 0xFFDF, 0xFFBF, to 0xFF7F.

SW1-8: \_\_\_\_\_ : Nom: OK

Now press the two buttons S1 and S2 on the test daughter board and check again the readbacks. They should be 0xFEFF and 0xFDFF.

SW9/10: \_\_\_\_\_ : Nom: OK

### 12) Check VCXO readback voltage.

This voltage goes from 0–10V and should be somewhat centered to be able to correct for the crystal aging over the years.

VCXO Voltage (V): \_\_\_\_\_ : Nominal range: 3–7V

**13) Check external frequency synchronization.**

The default settings for Ext. Sync. N and the Divisor M are 0 and 19, respectively. The frequency should then read 3355443.2 Hz. Connect the scope to J9/J10 of the header test adapter and check that there is a differential RS422 square wave signal present at a frequency of 3.3554432 MHz.

J9/J10: \_\_\_\_\_ Nom: 3.3554432 MHz 3.3V TTL differential

Leave J9 on channel A, and connect channel B to J5 through J8 in turn. The nominal frequencies will be 8 times lower and at different phases.

J9/J5: \_\_\_\_\_ Nom: 419.4304 kHz at 0° phase, 3.3V TTL

J9/J6: \_\_\_\_\_ Nom: 419.4304 kHz at 135° phase, 3.3V TTL

J9/J7: \_\_\_\_\_ Nom: 419.4304 kHz at 90° phase, 3.3V TTL

J9/J8: \_\_\_\_\_ Nom: 419.4304 kHz at 45° phase, 3.3V TTL

Leave the scope on J9/J5 and check through the following N/M values.

N=0/M=0: \_\_\_\_\_ Nom: no frequency signal

N=1/M=0: \_\_\_\_\_ Nom: 2.048 kHz/256 Hz

N=15/M=0: \_\_\_\_\_ Nom: 33.554432/4.194304 MHz

N=0/M=1234: \_\_\_\_\_ Nom: 54.339/6.792 kHz

**14) Check internal frequency synchronization.**

Use a scope probe and check on testpoints TP20 (PWRSYNC) and R41 (INVSYNC).

TP20 (PWRSYNC): \_\_\_\_\_ Nom: 524.288 kHz 3.3V TTL


R41 (INVSYNC): \_\_\_\_\_ Nom: 32.768 kHz 12V

**15) Check DuoTone**

Connect the scope to J2 of the DB37 test adapter. It should show 2 sine waves at 960 Hz and 961 Hz and an amplitude ratio of 2. This generates a 1 Hz beat note.

DuoTone: \_\_\_\_\_ Nom: Present

**16) Check OCXO locking.**



Connect an OCXO, for example T0900279, to SMA input J5 on the rear side of the board. Check the measured frequency.

Measured frequency: \_\_\_\_\_ Nom: crystal frequency

Now check the control output by hitting the Control Set buttons in turn, while measuring the voltage at J5 of the DB25 test adapter.

Control set 0V: \_\_\_\_\_ Nom: +0.00V

Control set +5V: \_\_\_\_\_ Nom: +5.00V

Control set -5V: \_\_\_\_\_ Nom: -5.00V

Control set +2.5V: \_\_\_\_\_ Nom: +2.50V

Control set -2.5V: \_\_\_\_\_ Nom: -2.50V

**17) Loopback testing.**

Start the test by pressing the “Start Loopback Test” button. The test should return with "Test completed - No errors." If not, write down the failed signals:

Failed: \_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

**18) Flash the FPGA with the production code.** After removing all test adapters: Using an FPGA programmer, flash the production program, code, [E2000337](#), to the on-board SPI memory and press the program button (S2) on the back of the PCB behind the JTAG programming header. Ensure that the done light (DS1) is on when the process is complete.

Put the board back into the test computer

**19) Verify the proper current draw with FPGA program.** Using a bench DC supply apply +12Volts to the PCIE power connector. Measure the current draw of the board prior to flashing the FPGA.

+12 Volt current \_\_\_\_\_ Nom: 0.7 ± 0.1A

## 6 Backplane Test

Continue with test procedure [T2100299](#), if this timing interface is used with a backplane.

## 7 Pass/Fail

Pass: \_\_\_\_\_

Fail: \_\_\_\_\_

---

---

---

---

---

---

---

---

---

---